



COMPLIANT

### Low Voltage, 0.4 $\Omega$ , Dual SPDT Analog Switch

### DESCRIPTION

The DG2731/2732/2733 are low voltage, low on-resistance, dual single-pole/double-throw (SPDT) monolithic CMOS analog switches designed for high performance switching of analog signals. Combining low-power, high speed, low on-resistance, and small package size, the DG2731/2732/2733 are ideal for portable and battery power applications.

The DG2731/2732/2733 have an operation range from 1.6 V to 4.3 V single supply. The DG2731 and DG2732 have two separate control pins with reverse control logic. The DG2733 has an EN pin to enable the device when the logic is high.

The DG2731/2732/2733 are 1.6-V logic compatible, allowing the easy interface with low voltage DSP or MCU control logic and ideal for one cell Li-ion battery direct power.

The switch conducts signals within power rails equally well in both directions when on, and blocks up to the power supply level when off. Break-before-make is guaranteed.

The DG2731/2732/2733 are built on Vishay Siliconix's sub micron CMOS low voltage process technology and provides greater than 300 mA latch-up protection, as tested per JESD78.

As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with lead (Pb)-free device terminations. DG2731/2732/2733 are offered in a DFN or MSOP package. The DFN package has a nickel-palladium-gold device termination and is represented by the lead (Pb)-free "-E4" suffix. The MSOP package uses 100% matte Tin device termination and is represented by the lead (Pb)-free "-E3" suffix. Both the matte Tin and nickel-palladium-gold device terminations meet all JEDEC standards for reflow and MSL ratings.

### FEATURES

- Low Voltage Operation (1.65 V to 4.3 V)
- Low On-Resistance  $r_{ON}$ : 0.3  $\Omega@$  3.6 V
- Fast Switching: T<sub>ON</sub> = 50 ns @ 4.3 V
- T<sub>OFF</sub> = 14 ns @ 4.3 V
- Latch-Up Current > 300 mA (JESD78)


#### BENEFITS

- Reduced Power Consumption
- High Accuracy
- Reduce Board Space
- TTL/1.6-V Logic Compatible

#### **APPLICATIONS**

- Cellular Phones
- Speaker Headset Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Battery Operated Systems

# FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





TRUTH TABLE						
Logic	EN (DG2733 only)	NC1, 2	NO1, 2			
0	1	ON	OFF			
1	1	OFF	ON			
0	0	OFF	OFF			
1	0	OFF	OFF			

ORDERING INFORMATION					
Temp Range	Package	Part Number			
–40 to 85°C →	MSOP-10	DG2731DQ-T1-E3 DG2732DQ-T1-E3 DG2733DQ-T1-E3			
	DFN-10	DG2731DN-T1-E4 DG2732DN-T1-E4 DG2733DN-T1-E4			

ABSOLUTE MAXIMUM RAT	<b>TINGS</b> T <sub>A</sub> = 25 °C, u	nless otherwise r	noted		
Parameter		Symbol	Limit	Unit	
Reference to GND	V+	-0.3 to 5.0		v	
	IN, COM, NC, NO <sup>a</sup>		-0.3 to (V <sup>+</sup> + 0.3)	v	
Current (Any terminal except NO, NC or		30			
Continuous Current (NO, NC, or COM)		±250	mA		
Peak Current (Pulsed at 1 ms, 10 % dut		±500			
Storage Temperature (D Suffix)		-65 to 150	°C		
	10-PIN MSOP				
Package Solder Reflow Conditions <sup>d</sup>	10-PIN DFN				
Power Dissignation (Poskages)	MSOP-10 <sup>c</sup>		320	mW	
Power Dissipation (Packages) <sup>b</sup>	DFN-10 <sup>d</sup>		1191	11100	

Notes

a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC Board.

c. Derate 4.0 mW/C above  $70^{\circ}C$ 

d. Derate 14.9 mW/C above  $70^{\circ}C$ 

e. Manual soldering with iron is not recommended for leadless components. The QFN is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

SPECIFICATIONS	(V+ = 1.8 \	V)					
	Test Condition Otherwise Unless Specified			Limits -40 to 85°C			
Parameter	Symbol	$V$ + = 1.8 V, $V_{IN}$ = 0.4 or 1.4 $V^{e}$	Temp <sup>a</sup>	Min <sup>b</sup>	Тур <sup>с</sup>	Max <sup>b</sup>	Unit
Analog Switch							
Analog Signal Range <sup>d</sup>	V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub>		Full	0		V+	V
On-Resistance	r <sub>ON</sub>	$V$ + = 1.8 V, $V_{COM}$ = 0.9 V, $I_{NO}$ , $I_{NC}$ = 100 mA	Room		0.7	1.0	Ω
			Full			1.2	
Digital Control	•		•		•	•	•
Input High Voltage	V <sub>INH</sub>		Full	1.4			v
Input Low Voltage	V <sub>INL</sub>		Full			0.4	v
Input Capacitance	C <sub>in</sub>		Full		4		pF
Power Supply	•		•		•	•	•
Power Supply Current	l+	V <sub>IN</sub> = 0 or V+	Full			1.0	μA



SPECIFICATIONS (	V+ = 3 V)						
		Test Condition Otherwise Unless Specified		Limits -40 to 85°C			
Parameter	Symbol	V+ = 3 V, ±10 %, V <sub>IN</sub> = 0.5 or 1.4 V <sup>e</sup>	Temp <sup>a</sup>	Min <sup>b</sup>	Тур <sup>с</sup>	Max <sup>b</sup>	Unit
Analog Switch	-						
Analog Signal Range <sup>d</sup>	V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub>		Full	0		V+	V
		$V$ + = 2.7 V, $V_{COM}$ = 0.5 V, $I_{NO}$ , $I_{NC}$ = 100 mA	Deem		0.35		
On-Resistance	r <sub>ON</sub>	$V$ + = 2.7 V, $V_{COM}$ = 1.5 V, $I_{NO}$ , $I_{NC}$ = 100 mA	Room		0.3	0.45	
			Full			0.6	Ω
r <sub>ON</sub> Match <sup>d</sup>	$\Delta r_{ON}$	V+ = 2.7 V, V <sub>COM</sub> = 0.5 to 1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 100 mA	Room		0.03	0.06	
	I <sub>NO(off)</sub> ,		Room	-1		1	
Switch Off Leakage Current	I <sub>NC(offF)</sub>	$V + = 3.3 V, V_{NO}, V_{NC} = 0.3 V / 4.0 V,$	Full	-10		10	
	I <sub>COM(off)</sub>	V <sub>COM</sub> = 3.0 V / 0.3 V	Room	-1		1	nA
Channel-On Leakage	(- )		Full Room	-10 -1		10 1	
Current	I <sub>COM(on)</sub>	V+ = 3.3 V, V <sub>NO</sub> , V <sub>NC</sub> = V <sub>COM</sub> = 3.0 V / 0.3 V	Full	-10		10	
Digital Control	I				•		
Input High Voltage	V <sub>INH</sub>		Full	1.4			
Input Low Voltage	V <sub>INL</sub>		Full			0.5	V
Input Capacitance	C <sub>in</sub>		Full		5		pF
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = 0 or V+	Full	-1		1	μA
Dynamic Characteristics							
Turn-On Time	t <sub>ON</sub>	V+ = 3.6 V	Room Full		85	110 140	
Turn-Off Time	t <sub>OFF</sub>	$V_{\rm NO} = 3.6 \text{ V}$ $V_{\rm NO} \text{ or } V_{\rm NC} = 1.5 \text{ V}, \text{ R}_{\rm L} = 50 \Omega, \text{ C}_{\rm L} = 35 \text{ pF}$	Room Full		17	30 35	ns
Break-Before-Make Time	t <sub>BBM</sub>		Full	10			
Charge Injection <sup>d</sup>	Q <sub>INJ</sub>	$C_L$ = 1 nF, $V_{GEN}$ = 0 V, $R_{GEN}$ = 0 $\Omega$	Room		9		рС
Off-Isolation <sup>d</sup>	O <sub>IRR</sub>	B = 50.0 $C = 5  pc f = 100  kHz$	Room		-75		
Crosstalk <sup>d</sup>	X <sub>TALK</sub>	$R_L$ = 50 Ω, $C_L$ = 5 pF, f = 100 kHz	Room		-75		dB
N N OKO H d	C <sub>NO(off)</sub>		Room		104		
N <sub>O</sub> , N <sub>C</sub> Off Capacitance <sup>d</sup>	C <sub>NC(off)</sub>	-	Room		104		_
d	C <sub>NO(on)</sub>	$V_{IN} = 0$ or V+, f = 1 MHz	Room		230		pF
Channel On Capacitance <sup>d</sup>	C <sub>NC(on)</sub>		Room		230		
Power Supply							
Power Supply Range	V+			2.7		3.3	V
Power Supply Current	l+	V <sub>IN</sub> = 0 or V+	Full			1.0	μA
Turn-On Time DG2733 (EN)	t <sub>ON(EN)</sub>	V+ = 3.6 V	Room Full		79	105 135	ns
Turn-Off Time DG2733 (EN)	t <sub>OFF(EN)</sub>	$V_{NO} \text{ or } V_{NC} = 1.5 \text{ V}, \text{ R}_{L} = 50 \Omega, \text{ C}_{L} = 35 \text{ pF}$	Room Full		17	29 35	115

### Vishay Siliconix



SPECIFICATIONS		Test Condition			Limits		
Parameter		Otherwise Unless Specified $V+ = 4.3 V, V_{ N} = 0.5 \text{ or } 1.6 V^{e}$		-40 to 85°C			
	Symbol		Temp <sup>a</sup>	Min <sup>b</sup>	Тур <sup>с</sup>	Max <sup>b</sup>	Unit
Analog Switch	•						
Analog Signal Range <sup>d</sup>	V <sub>NO</sub> , V <sub>NC</sub> , V <sub>COM</sub>		Full	0		V+	v
		$V_{+} = 4.3 V, V_{COM} = 0.9 V, I_{NO}, I_{NC} = 100 mA$	_		0.29	0.4	
On-Resistance	r <sub>ON</sub>	$V_{+} = 4.3 V, V_{COM} = 2.5 V, I_{NO}, I_{NC} = 100 mA$	Room		0.21		
			Full			0.55	Ω
r <sub>ON</sub> Match <sup>d</sup>	∆r <sub>ON</sub>	V+ = 4.3 V, V <sub>COM</sub> = 0. 9 to 2.5 V+, $I_{NO}$ , $I_{NC}$ = 100 mA	Room		0.03	0.06	
Switch Off Leakage Current <sup>d</sup>	I <sub>NO(off)</sub> , I <sub>NC(off)</sub>	V+ = 4.3 V, V <sub>NO</sub> , V <sub>NC</sub> = 0.3 V / 4.0 V, V <sub>COM</sub> = 4.0 V / 0.3 V	Full	-20		20	
	I <sub>COM(off)</sub>		Full	-20		20	nA
Channel-On Leakage Current <sup>d</sup>	I <sub>COM(on)</sub>	V+ = 4.3 V, V <sub>NO</sub> , V <sub>NC</sub> = V <sub>COM</sub> = 3.0 V / 4.0 V	Full	-20		20	
Digital Control	•						
Input High Voltage	V <sub>IN</sub>		Full	1.6			v
Input Low Voltage	V <sub>INL</sub>		Full			0.5	v
Input Capacitance	C <sub>in</sub>		Full		-4		pF
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = 0 or V+	Full	-1		1	μA
Dynamic Characteristics	·					•	
Break-Before-Make Time	t <sub>BBM</sub>	$V_{\rm NO}$ or $V_{\rm NC}$ = 1.5 V, $R_{\rm L}$ = 50 Ω, $C_{\rm L}$ = 35 pF	Full	5			ns
Power Supply							
Power Supply Range	V+					4.3	V
Power Supply Current	I+	V <sub>IN</sub> = 0 or V+	Full			1.0	μA

Notes

a. Room = 25°C, Full = as determined by the operating suffix.

b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

c. Typical values are for design aid only, not guaranteed nor subject to production testing.

d. Guarantee by design, not subjected to production test.


e.  $V_{IN}$  = input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Vishay Siliconix






Document Number: 73484 S-51920–Rev. A, 12-Sep-05

Vishay Siliconix

### **TYPICAL CHARACTERISTICS** $T_A = 25$ °C, unless otherwise noted









### Vishay Siliconix


### **TEST CIRCUITS**









Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense.









C<sub>L</sub> (includes fixture and stray capacitance)

#### Figure 2. Break-Before-Make Interval






IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection

Vishay Siliconix

### **TEST CIRCUITS**






Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73484.



Figure 4. Off-Isolation



Vishay

## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.